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CHAPTER 1
INTRODUCTION
The original objectives of this project were to build a test system for the NASA
255/223 Reed/Solomon encoding/decoding chip set and circuit board. This test system
was then to be interfaced with a convolutional system at Marshall to examine the
/
performance of the concantinated codes. Afar considerable work, it was discovered
that the convolutional system could not function as needed. This report documents
the design, construction, and testing of the test apparatus for the R/S chip set. The
approach taken was to verify the error correcting behavior of the chip set by injecting
known error patterns onto data and observing the results. Error sequences were
generated using pseudo-random number generator programs, with Poisson time
distribution between errors, and Gaussian burst lengths. Sample means, variances,
and number ofun-correctable errors were calculated for each data set before testing.
The NASA 255/223 Reed Solomon encoder/decoder is a set of five Application
Specific Integrated Circuits (ASICs) designed by Advanced Hardware Architectures
and NASA's Microelectronics Research Center at the University of Idaho. An
evaluation circuit board was provided to mount the chips for testing. The enceder
is a single chip, with three control inputs and the eight data inputs. At the output
there is a single control line and eight data lines. The decoder consists of the
remaining 4 chips, using four control inputs and eight data lines. There are two
1
condition flags at the decoder output, along with the data lines.
board has two switches, which provide additional control signals.
2
The evaluation
This report is
organized into five sections. The fzrstsection describes the procedure required to
operate this chip set. Implementing these steps and verifying the result is the
objectiveof the test system.
The second sectiondetailsmany ofthe operating characteristicsofthe chip set
and circuitboard. This information was extracted from NASA's documentation for
the Encoder Chip, Decoder Chip Set, and Decoder Board. Also helpful were 2
updated versions ofthe AHA system documentation and conversations with Dr. Maki
and Don Wiseman ofthe University of Idaho.
The third sectioncovers the peripheral hardware used to support the AHA
circuitboard. To provide flexibilitya PC-AT was chosen as data source and system
controller.Two parallelportsare providing the interfacebetween computer and test
apparatus.
The fourth section deals with software, describing the programs for generating
data, analysis, and control. The procedure to modify this code is also described.
The final section contains sample test data (with plots), results for the R/S
system, and program listings. These programs are available on disk, both compiled
(*.exe) and in ASCII.
CHAPTER 2
OPERATING PROCEDURE
The following is the sequence of events necessary to use the chip set on the
evaluation board.
2.A Encoder
The testprogram ENCODE.EXE exercisesthe encoder.
1 Power on, input off
2 Clock high
3 Select Interleaving depth, wait 1.5 microseconds.
4 Reset Encoder - Bring INC low, clock low/high 32 times, leave clock
high and INC high
5 Input first block of data (between 196 and 223 bytes). The length of
this block sets the length of all subsequent blocks until a reset.
6 Stop data, bring INC low, and cycle clock low/high 32 times, leave
clock high and INC high.
7 Goto 4
Data appears at output atter a delay of 2 clock cycles. OUTC is simply
3
4INC passed through along with the data. It is high when data is output
and low when the 32 check bytes are output. It will be necessary to generate a Block
Begin Not signal to toll the decoder where data blocks begin.
2.B Decoder
1 Power on, input off
2 Clock high
3 Reset Decoder - Bring SystRstN low for 8 clocks, high for at least
7 docks.
4 Bring BlkBegN low for one clock cycle coincident with the first data
byte input.
5 Clock in the rest of the code block.
6 Goto 4, repeat until buffers are empty.
Output is valid when DataVldN is low. IfErrPattN is high, the corrected data
along with a status byte are output. The status byte is in place of the first check
byte, the remaining 31 check bytes are set to zeros.
If ErrPattN is low, the detected error pattern is supplied at the data output
lines.
CHAPTER 3
SYSTEM CHARACTERISTICS
This section details many of the operating characteristics of the chip set and
circuit board. This information was extracted from NASA's documentation for the
Encoder Chip, Decoder Chip Set, and Decoder Board. Also helpful were 2 updated
Y
versions of the AHA system documentation and conversations with Dr. biaki and Don
Wiseman of AHA.
NOTE: - Always turn on power before applying an input signal.
3.A Encoder
3.A.1 Input Description
- All inputs are TTL compatible
DATA - _ input Data byte.
Clock - Rising edge triggered, up to 10Mhz, data must be valid for 33ns
before the clock rises and held for 10ns afterwards.
INC - Goes high with first data byte, stays high during data input.
- The number of clock cycles that this line is high determines
block length. The decoder allows the block length to vary
between 255 and 228 bytes, including the 32 check bytes.
- To change block length, you must reset the encoder and decoder.
5
- Don't forgetto clock out the data in the decoder pipeline.
SELECT - Sets interleavedepth, currently set to 1. Lines must be
stable1.5 us al_r "power up sequence" (reset)or change in
interleavedepth
6
Timing - Clock can stop & restart, as long as the data flow remains
synchronized with the dock.
- Clear encoder on start up: bring INC low, clock 32 times.
- There is a 2 clock delay for data through encoder.
- At end of each data block, stop data flow and hold INC low for
32 docks to output check bytes.
- The INC signal can be used to trigger an oscilloscope on
the first data byte or the first check byte.
3.A.2 Output Description
- All outputs are TTL compatible
DATA - Data and check bytes
OUTC - INC passed through with the data, goes high with first data
byte out, low during check byte output. Logic is inverted
from BlkBgnN, and does not provide the needed one clock strobe.
73.B Decoder
3.B.I Input Description
- ErrPattN and SysRstN are CMOS only!
- B1kBegN - Goes low for one clock cycle at the beginning of each
code block. The number of clock cycles between the firstand second
strobes of BlkBegN afterreset determine the length of the code
blocks.
- BlkBegN isa mixed CMOS/PPL signal
Clock - Separate from encoder clock.Same descriptionas for encoder.
DATA - Data and check bytes
DUAL - Select dual or normal field(PROM's contain the field).
Itis selectedby the jumper labeled $1.
ErrPattN - Error Pattern Not **CMOS** Selects whether the corrected data
or detected error pattern will be output.
- Low means error pattern and check bytes are output.
High means data (corrector not) and status byte are output.
SysRstN - System Reset Not **CMOS**
Timing - Reset to clear pipelineat startup or when changing block
length. Bring SysRstN low for at least 8 docks, then high
for 7 docks. Any data in the FIFO will be lost.
- BlkBgnN must go low for one clock cycle in conjunction with the
firstdata byte ofevery block.
- There is a pipelinedelay of about 3.5 code blocks between data
entering the decoder and the corrected results coming out.
The delay for a 255 byte block is908 clocks. There does not
appear to be any good way to calculatethe delay.
3.B.2 Output Description
- All outputs are TTL compatible.
Correct - High indicatesthat the block of data being output was correctable.
- Low indicatesthat the data was not correctable,no
correctionswere made. Whatever was received willbe passed
straight through to the output without change.
- This Correct isvalid when DataVldN is low.
DATA - Data and check bytes
DataV1dN - Data Valid Not is low when data (corrector not) is being output.
High for status byte and 31 padded blanks.
Status Byte - First byte output al_r data block,corresponds to firstcheck
byte in timing. Bit 7 = 0 means data valid,bit 7 = 1 means
uncorrectable errors occurrech Bits 0-4 indicate the binary
count of corrected errors, up to 16, with bit 4 the most
significant. The remaining check bytes are all zero. If no
errors occur, the status byte and 31 check bytes will all be
zero.
Timing - The DataVldN signal can be used to trigger an oscilloscope on
8
9the first dam byte or the first check byte. Due to time
variations of the program loops, the scope trace tends to
jump around a lot. For some test runs all maslmble interrupts
were disabled, so the only way to stop the program is to reset the
computer.
3.C Buffers
The buffers isolate the ASIC chips from the input and output sockets.
Switch 2 jumpers the enable line on the 74LS244s to +5 volts or ground. Ground
enables the buffers, +5 disables them. The 74LS244s have three-state output latches,
but the control lines are not implemented. The buffers add two 18ns delays through
the circuit. This does not change the required setup and hold times, but if the board
isinserted into another synchronous circuit,this may slowthe m_ximum clock speed
of that circuit.
Notes: -The 74LS244 decoder output buffer is wired backwards on the circuitboard.
It must not be connected.
- Text on the block diagram in the circuit board documentation reads
upside down. Pin one on the buffers and PROMs is to the top of the
board.
3.D FIFO
The FIFO is 1K x 9, id number "IDT 7202SA35j"
available from:
Integrated Device Technology, Inc.
4930 Corporate Drive, Suite 1
Huntsville, AL 35805 205-721-0211
Sales Engineer Steve Gary provided two of them at no charge.
chips.
10
in a PLCC package. It is
These are CMOS
CHAPTER 4
PERIPHERAL SUPPORT FOR R/S BOARD
Figure i shows a block diagram of the experimental equipment including the
computer, error injection,and R/S board. Function of the various subassemblies is
/
discussed in this section.
4.A Computer
A PC-AT type computer was selected to be the controller and data source for
this project. The machine used operated at 10 MHz, and had 640K bytes of RAM,
a 20M byte hard disk, EGA monitor, an 80287 math coprocessor, and two parallel
ports. The search for fast I/O ports turned up several boards, however none were
designed for the speeds needed forthis pruject. Examination showed that direct port
control using assembly language and/or C was essential to obtaining maximum speed
when downloading data. None of the available I/0 boards indicated that they could
operate faster than the built-in parallel ports operated via assembly language. The
computer ports provide all timing and control signals. The process used to generate
computer code to exercise the board via parallel ports is given in the computer
section. A 2 Megabyte RAM disk was added during testing.
11
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4.B Power
Power supply should be between 4.75 and 5.5 volts, and must not exceed -0.3
to 7.C) volts. Power must be supplied to the ASIC chips before signals are applied.
If the power is cycled off/on, allow all capacitors to discharge and remove all inputs
before turning back on. Failure to do so may lead to latchup and chip fallurel
Current to the board should not exceed 1.2 amperes.
On this test set, a 7805 voltage regulator steps down the PC's 12 volt 8 amp.
(yellow wire) llne to 5 volts for the AHA-NASA circuit. It also lhnits the current to
ao more than 1.5 amps. The purpose of the 7805 is to prevent the accidental
connection of the 12 volt line (or any other voltage) from the unkeyed power socket
to the board_ If the 7805 is pushed beyond its limits (in excess of 1.5 amps until it
reaches thermal overload), it can oscillate. Limiting the current to i amp or less
using a fuse and placing a 0.1uF capacitor across the output prevents the conditions
leading to oscillation. A switch can cut offthe 12 supply to the 7805, removing the
power to the PJS board_ This is intended for use with the buffered input
configuration only. DO NOT APPLY POWER TO THE BOARD WITH SIGNALS
ALREADY PRESENT AT THE UNBUFFERED INPUTS. THIS MAY BE FATAL TO
A CHIP. A 5.1 volt I watt zeiner diode is present to trap overvoltage surges.
The computers 5 volt 20 amp. (red wire) line supplies all of the other circuits
used in the test bed. A 2 amp fast blow fuse and a cutout switch protect tho_
circuits. A voltage monitor circuit has been designed to shut down the system if the
supply voltage on the board should exceed the specified safe range. The circuit was
not used with
regulatio_
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the testbed, since the computer supply appeared to have good
4.C Parallel Ports
The parallel ports are generally known as Centronics ports. This is
misleading, they are actually somebody's implementation of Epson's modification to
Centronics modification to the Intel 8255A Programmable Peripheral Interface. Not
all of the modes defined for the Interface are implemented. By experimenung with
defined modes and writing to individual bits, the location and means of accessing the
pins were obtained.
14
TABLE 4.1
Epson/Centronics Printer Port Pinout
pin#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18-25
Standard Definition
Strobe
Data
tt
It
II
It
tl
t0
W
AcknowledgeNot
Busy
Paper Empty
+Select
Auto Line Feed
Error Not
Ini_e Not
-Select Not
Ground
Direction
Out
tJ
le
q!
_t
I!
n
W
W
In
In
In
not defined
Out
In
Out
Out
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The port is logically divided into four 8 bit ports as follows
Port
Data
Status
Print control
Port control
TABLE 4.2
Parallel Port Addresses
PC/AT Address (Hex)
Video Card Printer Card Direction
(lptl) (lpt2) /_
0X0278 0X0378 out/in
0X0279 0X0379 in
0X027A. 0X037A out
0X027B 0X037B ---
The port modes are supposed to control direction and functional relations
between the logical ports. In particular, in modes 1 or 2, data appearing on the
output pins should automa_c=l]y be accompanied by a strobe on pin one. The speed
of the port was determined by writing a short assembly routine to dump alternat_Dg
ones and zeros to the data lines, and measuring the resulting output signal with an
oscilloscope. Without any handshaking overhead, the maximum rate achieved to date
is about 600,000 bytes per second. This is close to the mR_rn,lm rate that this
particular I/O card can physically support, the signals are getting rounded and are
not reaching their full amplitude. Nothing in the documentation appears to indicate
that the port should not be capable of _ at the computers bus speed (usually
16
8 Mhz), but your standard cheap I/0 card may not be that good. The built-in strobe
may not be reliable for a high speed dock. The strobe is by far the most rounded of
all of the output signals. It seems this is intended to delay the strobe until the data
setup requirements have been met. Simply putting a long RC timeconstant on the
strobe provides the delay.
4.D Cables
The connector on the printer port is a 25 pin D shell The current cable is a
36 wire ribbon. Data and ground line alternate, with all of the grounds joined at
both ends. At higher frequencies it may be desirable to leave one end of all but one
of the grounds disconnected. The port pins are currently assigned as follows:
pin#
1
2-9
10
11
12
13
14
16
16
17
TABLE 4.3
Ribbon Cable Connections
LPT 2
Function Direction
Not used Out
Data Out
Not used In
m
w w
m u
Clock Out Out
Not used Not defined
Not used Out
INC Out
LPT 1
Function
Not used
Error
Not used
N
m
m
Clock
Not used
Not used
INC
Direction
Out
Out
Out
w
N
w
Out
Not defined
Out
Out
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4.E Error InjectionSystem
The error s_ is generated by the second parallel port on the PC. Data is
Exclusive ORed with the error signalat the output of the encoder. Note that the
data has a two dock latency passing through the encoder, so errorsare injectedonto
data which entered the system two clockcyclesbefore the error.
4.F Block Begin Not Generator and Clock Inversion
The controlsignal BlkBgnN isgenerated using the NAND ofINC (delayedone
clock)and OUTC. The signal isdelayed one more clock,then applied to the decoder
input. The timing and logic diagrams for generating BlkBgnN are illustratedin
Figure 4.1. The clock for the Decoder is also inverted at this stage. This is to
provide a delay (forsetup time) between the application of the clock to the encoder
and the decoder. This is known as a splitphase clock.
4.G Miscellaneous Notes
Allchips mount with the notch to the top of the board. The Block diagram is
misleading. All of the ground pins are on the outside edge of the connectors. Don't
try to use both the buffered and unlmffered inputs at once.
The encoder and decoder docks are not common on the board.
CORRECT and bit 7 of the status word should indicate the same error
condition. CORRECT is available during the entire data block, but if it indicates an
uncorrectable error it will be low during the data output, high during the check
bytes. To latch the check byte, pass the data through a bank of D fllpflops, then
18
INC
Q1
OUTC
OUTC
D2
BLKBEG
• °
!:
i
l
J
!
i
• °
• o
I
" More than two clock cycles
_! _'_" One clock cycle
o
!
I
I
1
I!
I . !
OUTC
INC
INVERT
io1_I _°_ °_1
\ /
D Flip Flops
BLKBEGIN
Figure 4.1 Block Begin Not Generator and Timing Diagram
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AND the clock with DataVldN. One clock after the check byte is output DataVldN
goes high, and the status byte will be on the flipflopoutput Rues. The output of the
AND signals that the check byte is on the D flipflop output terminals. The status
word may be stored along with the data for a record of how well the system was
performing. The count of corrected errors might be used as a measure of the
performance improvement produced by other factors in the system such as addition
of sof_ decisions or a convolutional code. The documentation does not indicate when
ErrPattN can change.
Maximum rated clock speed is 10 Mhz, yielding an equivalent input bit rate
of (N-32)/(N) * 106 * 8 where N is the number of bytes in a code block, 228 <= N <=
255. A interesting problem occurred due to the fast response of these chips. The
counter used to monitor uncorrectable errors was highly erratic. Adjusting the
sensitivity reduced the magnitude of the miscount, but could not stabilize the
counter. Connecting two counters in _el did fix the problem. It seems that the
rise time on the decoder output is so rapid that the counters had di_culty keeping
up with the signal Placing two counters in parallel supplied enough load that the
signal was damped slightly. The two counters subsequently produced accurate and
consistent results.
The signala injected into and produced by the chip set were monitored using a
dual timebase oscilloscope. Using the _ trigger on the block begin not or data
valid not signals allows eT-mi=Rtion of any part of the wavefo_w_ High impedance
20
tuned oscilloscopeleads were used to minimize loading erects on the circuitduring
testing.
The documentation indicatesthat the encoder can implement some form of
interleaving. It does not provide detailsof how the interleavingisarranged or how
it is to be undone. Apparently, only the check bytes are afl!ected.The three
interleaving select lines axe tied low through 4700 ohm resistors,selecting an
interleavedepth of one. Further information has been requested severaltimes, but
has not been forthcoming.
Figure 4.2 shows the arrangement of the test apparatus forloopback testing of
the Reed/Solomon board alone.
21
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BLKBGN
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ERROR
Figure 4.2
Test Con_figuration
CHAFPER 5
SOFTWARE
There are severs] distinct tests to be performed to satisfy the stated objectives
of this work. For each of these tests, the statistical distribution, burst length,
spacing, and other characteristics of the noise and resulting error patterns need to
be specified. This chapter describes test procedures for the 255/223 Reed/Solomon
encoder/decoder made by AHA for NASA. Each 255 byte code block (word) is
currently arranged into 223 consecutive data bytes (8 bits/byte), followed by 32
consecutive check bytes. Programs were written in the Microsoi_ Quick C editor,
compiled to an assembly language listing with Microsoi1's C Compiler 5.i, optimized
in assembly using a program editor, compiled to a .obj format using Microsoi_'s macro
assembler MASM, and compiled to .exe format using the C compiler again. This
involved process is only necessary for maximum speed on the output routines. The
compiling steps have been largely automated using batch files. Ordinary C or
Fortran code may be used to generate the data and place it into arrays or files.
These assembly I/O routines can be inserted into C programs using the latest version
of MicrosoR QuickC. Some of the advantages of this method are:
-The QC (Quick C) editor checks syntax for you.
-The C5.1 Compiler supports very large data arrays and takes care of
operating system bookkeeping.
22
-Some simple steps in assembly can vastly increase speed.
-Assembly language gives direct access to the bits of the ports.
23
Error patterns were applied to the all zeros data block and/or alternating
ones/zeros byte data blocks. Testing was performed in two major sections,
corresponding to the method used in generating the data and error vectors. Initial
work was performed using "immediate" data, meaning tlmt the data were part of the
assembly language programs. This is the simplest and fastest implementation.
Output was monitored using an oscilloscopetriggeringon the DatavalidN line.Both
the data and the Correct lineswere monitored. The Status byte was also eYRmined
and in all cases identified the number of correctable errors. This mode was
principally used to debug the system. The second mode of testing was to generate
large data files on disk, then dump the data to the output port.
The clock rate is typically about 225,000 Hz for the parallel immediate mode data
(1.8 MHz if converted to serial data, this exceeds the data rate of the OMV system,
but it is not difficult to slow down). Exact speeds are code dependent, but all were
close to this rate. This corresponds to over 810 million bytes or 6.48 billion bits per
hour.
5.A Immediate Mode Data Testing
The first testing was primarily aimed at debugging the computer interface with
the R/S board. These same error vectors were applied to the board once the interface
24
was functioning properly. The data is part of the assembly language program, loaded
into the CPU registers directly.
5.b-1 Singl_ Bit Errors
Initial testing was performed by ins_ a single bit error on bit zero of the
third from last data byte of each code block (byte 221). The program ran in a
continuous loop docking out this error on the all zeros data blocl_ Subsequently this
error was moved to each bit location of that byte. This error pattern was applied for
about 40 hours over a period of two weeks during imtial testing. Approximately 6
hours of this time the system was closely monitored, the balance was to allow burn-in
of the test system. No indication of incorrect decoding was ever observed. (Incorrect
decoding is failure to correct errors, failure to identify uncorrectable errors, or
insertion of additional errors.)
5.,_2 Byte Errors
Most of the testing has been performed using the case of every bit of every error
vector being all ones. fie. all error bytes ffi11111111). First, the same byte as above
was corrupted, then data bytes 219 and 221 were both corrupted. Then this pattern
(bad byte, good byte, bad byte), was moved to the first data location. This pattern
was used to examine the alignment of the DatavalidN and BlockbeginN timing
signals. This pattern was applied for about 20 hours over several days. Again no
faulW decoding was observed.
5.A.3 Block Errors
Next, blocks of data were corrupted, and the
25
error location in the data block
moved through the entire data block. This was implemented by using a set of nested
loops and adjusting the loop counters. The error block length ranged from a single
byte up to 17 consecutive bytes. (All error bytes for burst errors were 11111111, 17
consecutive error bytes is 17 x 8 = 136 consecutive ones). These processes ran for 25
hours. All cases of 16 or fewer errors were corrected. The case of 17 errors was
properly identified as uncorrectable. Lastly, the extreme case of an entire data block
was corrupted, docking out all ones errors on all of the data and check bytes. The
system correctly indicated an uncorrectable error.
5.B Data File Testing
A more sophisticated method is to read the necessary data from a hard disk file
into RAM memory and then output the data frozn RAM to the encoder. Tests can be
defined using various error distributions such as Gaussian, Poission, etc.
The next step in testing was to generate large error data Rles and run them
through the system. Two methods are being used to generate these data files: First
a Fortran program was used to generate Gaussian distributed random numberL To
generate about 14 errors per 255 byte code block, find the area corresponding to
14/265 = 0.0549 under the standard normal curve. This corresponds to the X
value -1.6, so each Gaussian number is interpreted as an all ones error byte if the
"W_'
random number is less than or equal to -1.6, or an all zeros error byte if the number
is greater than -1.6. The decimal equivalents 255 or 0 were stored in a file to be read
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and output to the encoder. A filecontaining 25,500 of these error bytes was created
and iscurrentlyrunning on the system. The number of errors per code blockcan be
changed by findingthe X axis point corresponding to the area under the standard
normal curve,then re-evaluating the decimal random numbers.
The statisticalnalysis sol,ware SAS was to have been used to generate data files.
Unfortunately, data format information forthe storage of eight bitunsigned integer
data was notreadilyavailable.A Fortran program generating Gaussian random data
has been implemented following the appendix on random numbers in Orfanidus'
Signal Processing book. The data israndom burst errors (allones) with a Gaussian
burst lengthfie.number ofbytes/burst)and Poisson time distributionbetween bursts.
The data isanalyzed before the testsso thatthe number and length ofcorrectable,
uncorrectable,and undetectable errors is known for each data file. Counting the
results out of the decoder provides collaboration.These same error filescould be
injected into the serial data stream for the concantinated codes.
Speed problems arise when using the disk file data files. First, the clock out is
stopped every time the disk is accessed for more data. The clock rate while data is
being transferred to the encoder is essentially unchanged, but when memory is
empty, more data must be read in from disk. The rapid data output rate leads to
constant disk access. Implementation of a 2 megabyte RAM disk to supplement the
hard disk improved data access and reduce wear on the hard drive. Data
compression has also been introduced by storing only the length of error bursts and
the number of clear bytes between error bursts. For the best case, this represents
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each 255 byte block in two eight bit numbers, for a compression of over one hundred
to one. The data are stored in two fries, along with a discriptor file containing the
aumber of terms to read from each data file per memory update.
CHAPTER 6
RESULTS AND RECOMMENDATIONS
Histograms, sample means, and variances of each data set were generated to
document the characteristicsof test data. The following three tests are
representative samples of the general types of data used and resultsobtained. The
resultsshow that the system isworking exactly as predicted. For example, in test
12, there were 42,519 code blocks(86,738,760 bits)known to be uncorrectable out of
200,892 code blocks (409,819,680bits)in the test run. For three successiveruns the
experimental count showed exactly42,519 uncorrectable code blocks. Observation
ofthe correctable errors intoand out of the decoder (on an oscilloscope)showed that
these errors were in fact corrected. This means that the errors contaminating
157,481 code blocks were in factidentifiedand corrected.
In the experimental data some code blocks have multiple error bursts, while
others have no errors. This causes a difference in the number of error bursts and the
number of code idocks in the tests.
The histogram data files for the Gaussiaa Burst lengths are included in tim
Appendices. Histogram plots of both Gatmaiau Burst length and Poisson spacing
data are also included. Data files for Poisson contain several thousand entries, so
they were not included.
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6.A Sample Tests
The following three tests are representative samples of the type of experiments
performed and corresponding data.
Test 4
Gaussiau Burst: Mean = 1, Variance = 7
Number off
error bursts
code blocks
correctable code blocks
uncorroctable code blocks
Poisson Spacing: Lambda ffi 128
100,000
99,996 (25,498,980 bytes, or 203,991,840 bits)
99,281 (25,316,655 bytes, or 202,533,240 bits)
716 (182,325 bytes, or 1,468,600 bits)
This is 0.71__ uncorrectable errors. The test was repeated 3 times. The number of
measured uncorrectable blocks was 715 for each run, matching exactly the known
number of uncorrectable errors.
Test 9
Gaussian Burst_ Mean = 8,
Number of:
error
code blocks
correctable code blocks
uncorrectable code blocks
Variance ffi 4 Poisson Spacing:. Lambda - 128
200,000
104,284 (26,592,420 bytes, or 212,739,360 bits)
65,740 (16,763,700 bytes, or 134.109,600 bits)
38,554 (308,432 bytes, or 2,467,456 bits)
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This is 36.9%uncorrectable errors. The test was repeated 3 times. The number of
measured uncorrectable blocks was 38,664 for eachrun, matching exactly the known
number ofuncorrectable errors.
Test 12
Gaussian Burst:Mean = 10,
Number of:
error bursts
code blocks
correctablecode blocks
uncorrectablecode blocks
Variance = 8 Poisson Spacing: Lambda = 256
200,000
200,892
158,373
42,519
(51,227,460 bytes, or 409,819,680 bits)
(40,385,115 bytes, or 323,080,920 bits)
(10,842,345 bytes, or 86,738,760 bits)
This is 21.1% uncorrectable errors. The test was repeated 3 times. The number of
measured uncorrectable blocks was 42,519 for each run, maW_ug exactly the known
number of uncorrectable errors.
6.B Problems & Sumzestions
The following recommendations break down into two parts: m_tions in
the chip set itself, and information for the user. The 'problems' described are thinp
which make the encoder/decoder set more _t to use. While a given user can
adapt his/her system to deal with these characteristics, the chip set could be easier
to use.
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1 Problem: Veri£Ting the correct function ofthe encoder/decoder independent of
the commnnir_tion system m which it is embedded is _t or impossible. When
building a communi_tions system, it is a good idea to test each subsystem
independently. It may also be useful to be able to request such a self-test of an
orbiting system
Suggestion: Facilitate the performance of a loop-back self-test in the chip set_
One way to implement a self-test is to feedback the output of the encoder into
i
the input of the decoder. This requires generation of various control signals. The
following two features would make it easier to implement such a self-test.
* Include a Block Begin Not generator on the encoder chip. A simple circuit to
generate this signal is shown in Figure 4.1.
* Supply a delayed clock signal at the output of the encoder. This is to allow setup
time for data and control input to the decoder.
Another way tests of the eneoder and decoder might be performed is to provide
an input sequence to each from ROM, then compare the encoded/decoded data with
known good results also stored in ROM.
2
encoder and decoder by providing timing nnd control signals.
2.A The user must reset both encoder and decoder rn_nnnlly.
also gives no indication of when a successful reset has occurred.
Problem: The system in which the chip set is embedded must operate the
The present system
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223 The system using the chip set must provide the encoder and decoder control
signals INC and Block Begin Not. Generating control signals to tell the chip set
when every data block begins and ends demands additional work from the
commotion system.
2.C The encoder input data stream is not continuous, being interrupted every code
block for the time required to clock out the check bytes. Halting the data flow into
the encoder while the check bytes are clocked out requires that the data source count
out each data block individually.
Suggestion: Make the code/decoder chip set as independent as possible of the
surrounding system. This might be accomplished by modeling the interface logic on
a staudard communications protocol such as RS-232C. The data source asserts
Ready-To-Send (RTS), the receiver acknowledges with Clear-To-Send (CTS). When
the receiver needs to stop accepting data, it negates CTS. The internal function of
the encoder/decoder would be essentially transparent to the user.
2,A A simple sequential circuit could execute a system reset in response to a
request. If each chip provided a reset signal, a logic circuit could generate CTS.
223 INC could be replaced with two variable length counters, one for the number
of data bytes, and the second for the number of check bytes. These count lengths
could be selected using jumpers for standard code lengths. After a system reset, the
first clock would correspond the first data byte.
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The decoder block length should alsobe set using counters as describedabove
forthe encodor. Once the data stream isinitialized,the encoder would know where
each new block begins without having to be told.
2.C Making the input data flowcontinuous requires that the data be clocked out
ofthe encoder faster than itisclocked in. If the input data is bufferedin a FIFO,
the input could continue uninterrupted while the check bytes are output. The
necessary clock rates are relatedby the factor Code-Block-Length-OutfData-Block-
Length-In, 255/223
Multiplying by 255
frequencies.
(=1.143497, a continued fraction) for the nominal code.
and then dividingby 223 produces very high intermediate
At a I0 MHz output rate,2230 MHz intermediate clockratewould be
necessary. The input data rate would be 223/255 * 10 MHz, or about 8.745 MHz.
The integer223 is prime, so the ratiocan not be reduced to smaller multipliers.The
ratiomight be adjusted by adding bytesbetween code blocks (sync.patternsperhaps),
by shortening the data blocks,or some combination of the two. Perhaps a singlelow
frequency reference could be multipliedby 255 and 223 separately to produce the
needed cloclm.
At 10 MHz, even a small percenterror would quickly lead toFIFO overflow or
underflow. Allowing one of the clocks to vary its period slightly(within bounds
determined by the FIFO size)could get around this problem.
Ifthe above modificationswere implemented (except 2.C),the followinginput
and output signals would be needed:
Input Signals
Encoder
Data
Clock
RTS (Request-To-Send)
RR (Request Reset)
Decoder
Data
Clock
RTS (Request-To-Send)
RR (Request Reset)
Output Signals
Data
Delayed Clock
OutC
Block Begin Not
CTS (Clear-To-Send)
RV (Reset Valid)
Data
CTS (Clear-To-Send)
RV (Reset Valid)
Data Valid Not
Correct
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3 Provide up-to-date documentation to the end user. A lot of time could have
been saved had the latest version of the documentation accompanied the hardware.
Much time was spent deciphering inconsistencies and errors that had already been
fixed in later versions of the documentation. Also, it was known that there was a
flaw in the circuit board output buffer. It should be discussed in an errata appendix
to the circuit board documentation.
4 Provide applications notes (tutorial) on how the system works and interfacing
requirements such as timing, reset sequences, and TTL to CMOS voltage interfacing.
It is likely that many of the people wanting to use these chips wKl be
communications oriented, not digital circuit designers. Some documentation should
be directed to general system design and construction
incorporation of these chips into other systems.
requirements
36
affecting
5 Provide documentation on interleaving and deinterleaving, perhaps including
advantages/disadvantages, implementation techniques and a sample circuit to work
with this system.
i
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CHAPTER 7
APPENDIX
36
APPENDIX 7.A
Experimental Data
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Test data were designed to subject the system to a variety of conditions. In
general the data were designed to provide a large number of code blocks with
correctable errors, either multiple short bursts scattered in each code block, or a few
long bursts more widely spaced. The following table shows distributions of some of
/
the tests run on the system.
TABLE 7.1 Test Data Statistical Dmtributions
Burst Length
Mean Variance
(Gaussiau)
Burst Sps_ug
Lamhda
(Poisson)
1 15 256
2 15 256
4 12 256
6 12 255
8 8 255
10 8 255
1 7 128
2 7 128
4 6 128
6 6 128
8 4 128
10 4 128
The following data show details of tests 4, 9, and 12 as discussed in the results
section above. Histograms document the distribution of the random errors applied
to the test apparatus. Note that the graphs are connected point-to-point, not as
sts_-steps.
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TABLE 7.2 Test 4, Gaussiau Burs_ Length Data
Burst Number of
Length Occurrences
0 867
1 2043
2 4349
3 8017
4 13143
5 19133
6 245O6
7 27689
8 27676
9 24487
I0 19131
11 13205
12 8024
13 4347
14 2041
15 867
16 318
17 113
18 35
19 6
20 3
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 0
33 0
34 0
38 0
36 0
37 0
38 0
39 0
40 0
TABLE 7.3 Test 9, Gaussiau Burst Length Data
39
Burst Number of
Length Occurrences
0 39
1 223
2 979
3 3317
4 8799
5 18387
6 29989
7 38287
8 38309
9 29994
10 18339
11 8808
12 3283
13 972
14 232
15 37
16 3
17 3
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 0
33 0
34 0
35 0
36 0
37 0
38 0
39 0
40 0
TABLE 7.4 Test 12, Gaussiau Burst Length Data
4O
Burst Number of
Length Occurrences
,3 46_?
1 46448
2 39543
3 29736
4 19590
5 11046
6 5492
7 2352
8 877
9 293
1_ 66
11 20
12 5
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
0
28 0
3O 0
31 0
32 0
0
0
0
36 0
37 0
38 0
39 0
4O 0
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APPENDIX 7.B
Program L_tin6_
This appendix contains printouts of the programs developed to control and
supply data to the enoodertdecoder. There were many variations of the immediate
mode programs, applying various control sequences and single bit or byte errors to
different parts of the data blocks. For example, the reset sequence m OUT19F.ASM
was put into a loop to debug a problem with initilizing the system. Progressively
moving a single bit error to new locationson the data block by adjusting loop
counters permits identificationof timing marks on the oscilloscope.
OUT19F_A.SM This is an Immediate mode program used in initial tesRug. It
performs the following functions:
- clears data and error ports
- resets enooder and decoder
- then begins _te loop to output
-- ,,]tez'ast_ag zeros and ones data, inserting an error on the 218 _ data byte
- the check bytes.
BURST.FOR Creates the Gaussian burst data of a specified mean and variance,
storing the data in file BURST.DAT.
STAT.FOR Calcnhtes the sample mean and variance for the data in BURST.DAT.
Note that the data is constrained, there can be no bursts of length less than zero.
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The upper magnitude limit is 216,since the data is represented as a two byte integer.
This means that although the user specifies a desired mean and varmnce in
BURST.FOR, the experimental values may be s_ightly skewe_ STAT.FOR c=l_i_tos
the actual experimental statistics.
POISSON.FOR Creates the Poiason spacing data given the input _. = 1.0/T, where
T is the spacing between bursts. The data is stored in the file POISSON.DAT
COUNT2.FOR Creates the loop counter file COUNT.DAT. These are the number
of bytes of corrupted and uncorrupted data needed to fill out the output array.
COUNT3.FOR Creates the loop counter files LOOP1.DAT, and LOOP2.DAT. These
counters ere associated with the arrays BURST[], and POISSON[] that are
contln,,_lly filled and emptied of the data being read from the RAM disk.
CPROG.EXE This program will read through the BURST.DAT, and POISSON .DAT
data files once to calculate the number of code blocks containing 17 or more errors
per 255 bytes.
OUT22.ASM Uses all of the data created above to drive the PJS circuit board with
Poiason distributed error bursts having Gaussian dis_ lengths.
7.B.1 _ OUT19F._M
; port on I/O _rd
; datajmrt = 0X0378 = 888:
; stat_..lmr$ = 0X0379 = 889:,
; control..pots = 0X037A = 890:
; porL__ ffi(lx0ff/B = 891:
; port on video card ;
; datg.po_ ffi0x03BC = 966:
; stat_..porl: = 0x0_D = 957:
; control..port = 0ffi93BE = 958:
; port_control ffi0x03BF = 959:
Static Name Aliases
TITLE out3.c
NAME out3
.286p
.287
_TEXT SEGMENT WORD PUBLIC 'CODE'
_TEXT ENDS
_DATA SEGMENT WORD PUBLIC 'DATA'
_DATA ENDS
CONST SEGMENT WORD PUBLIC 'CONS'F
CONST ENDS
._BSS SEGI_gN'T WORD PUBLIC 'BSS'
..sss _
DGROUP GROUP CONST, _BSS, _DATA
ASSUME CS: _TEXT, DS: DGROUP, SS: DGROUP
;EX'rRN _a=tus "ed:ABS
;EX'rRN _¢hkstk:NEAR
_TEXT SEGMENT
ASSUME CS: _TEXT
; IAne 7
PUBLIC _main
_matu PROC NEAR
; CLF.,_.,_ REGISTER
r_- ¢¢,ax
; DISABLE INTERUPTS, CLOCK
di
;CLEAR DATA PORT AND ERROR POET
mov _,sSs
mov ax,0
ons
mov dx,966
out dr.,al
mov dr.,890
mov axA8
out dr._
;dear data port
;dear error por_
;dear ¢on=ol p_
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;CLEAR ENCODER BY CLOCKING 32 TIMES WITH INC LOW, LEAVE INC LOW
;AND CLOCK HIGH **REMEMBER PORT 890 HAS INVERTED LOGIC**
mov cx,32
mov d_90
mov ax,15
out dx,ai
mov ax,13
mov ax,13
out
loop clkO
;CLOCK LOW & INC LOW 1111
;CLOCK HIGH & INC LOW 1101
;RESET DECODER BY CLOCKING 8 TIMES WITH SysRstN LOW, THEN 7
;TIMES WITH SysRstN HIGH /
/
mov ax.9
out dr.at
:BRING SysrscN LOW II01
mov cx,9
clkl:
mov ax, ll
out &aal
mov ax,9
mov ax,9
mov axe9
out dx,at
loop elkl
;CLOCK 8 TIM_S
;CLOCK LOW 1111
;CLOCK HIGH 1101
mov ax.13
out dxjd ;BRING SysrstN HIGH i001
mov c:a9
cik2:
mov ax,15
mov axe5
out dx_d
nmv ax,13
mov ax,13
mov ax,13
out dx_
loop elk2
;CLOCK 7 TIMES
;CLOCK LOW 1011
;CLOCK HIGH 1001
;CLEAR DATA PORT AND ERROR PORT
mov dx_SS
mov ax,0 -: _
out dx_ ;dear data por_
mov dx,956
mov ax,O
out _ ;dear error porl;
mov dx,890
mov a_5
out dm_ ;i_ tugh & cl_ hi_ 0001
start: ;START MAIN LOOP
; THE FOLLOWING lINES ARE COMMENTED OUT
; mov dx,888
; mov ax,_5
; out dx_t ;put all ones out first:
; mov dx,890
; mov ax,7
; out dx,a£
; mov sx,5
; out d_al
; mov ax,7
; out dx, al
: mov ax,5
: out _
;inchigh& clocklow 0011
:inchigh & clockhigh 0001
:inchigh& clocklow ,)011
;inchigh& clockhigh 0001
;OUTPUT 220 DATA BYTES ALTERNATING ZEROS 00000000 AND ONES 11111111
;WITH INC HIGH
mov cxAlO
dump:
mov dx,aSS
mov sx,O
out dx,al
mov dx,SgO
mov sx,7
out dx,at
; mov ax_
mov ax,6
out dx,at
mov dx,888
mov _
oat
mov dx, eg0
mov ax,7
out dx,al
mov ax_
; mov
ou_ d_d
loop dump
;SET LOOP COUNTER
;INC HIGH & CLOCK LOW 0011
;SOMETIMES USED TO PROVIDE DELAY
;INC HIGH & CLOCK HIGH 0001
;LOAD ALL ONES INTO DATA REGISTER
;INSERT ERROR ON THE LAST DATA BYTE
mov dr.956
NOV
OUt dx,sl ;OUTPUT THE ERROR 11111111
mov dx_90
5O
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mov ax,7
ou_ dx,al
n_v ax_
out dx,al
_Dv dx,956
mov ax,255
o_ dx_
_v dx,890
mov ax,7
out dx,ai
mov ax,5
out dx,ai
nmv dx,956
mov ax,255
out dx,al
mov dx.890
mov ax,7
ouc dx.al
mov ax,5
out dxaO,
;INC HIGH & CLOCK LOW 0011
;INC HIGH & CLOCK HIGH 0001
;output the error 00000000
;inc high & clock low 0011
;inc high & clock high 0001
;inc high & clocklow ,)011
;inchigh & clockhigh0001
may dx,956
mov az,o
;dear errors
;OUTPUT CHECK BYTES BY CLOCKING 32 TIMES WITH INC LOW
my cx_
mov dx,890
mov ax,].3
out dx,al
clk3:
mov az,.L5
_ dx,aL
mov ax,.L3
; mov ax,.I.3
_ekS
mov av_
;SET LOOP COUNTER
;bring inc low
;INC LOW & CLOCK LOW I011
;INC LOW & CLOCK HIGH 1001
;bring inc high
; mov dx,966
; mov 8x,0
; c_t dx,ai
loop mm.tt
_main ENDP
_TE_ ENDS
END
G2
7.B.2 Prom-am BURST.FOR
PROGRAM BURST.FOR
THIS PROGRAM GENERATES AN N SAMPLE GAUSSIAN DISTRIBUTED
SF_UENCE WITH GIVEN MEAN AND VARIANCE
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
IN_.rr P_
N NUMBER OF REAL WHITE NOISE SAMPLES DESIRED
VAR DF.HIRED VARIANCE
MEAN DF._mED MEAN
ISEED SEED NUMBER FOR RANDOM NUMBER GENERATOR
OUTPUT PARAMETERS
W OUTPUT ARRAY
REAL W(100), MEAN, VAR
INTEGER N, ISEED
OPEN (UNIT=7,FILE=_D:\BURST.DA_ ")
PRINT*, 'ENTER THE NIYMBER OF SAMPLES TO GENERATE'
READ*, N
P]_[N_ 9 tt
PRINT*, q_rER THE MEA_
READ*, MEAN
I Pt
PRINT*, 'ENTER THE VARIANCE OF THE NOISE SAMPLES'
READ*, VAR
PRINT*, 'ENTER THE SEED NUMBER OF RANDOM GENERATION'
READ*, ISEED
CALL WGN(N,VARJSEED,W,MEAN)
STOP
END
:- : : :: : : :: : : : : : * = WGN SUBROUTINE ******..mm_***....
SUBROUTINE WGN(N, VAR.ISEED,W_MEAN)
MEAN, W(1), TWOPI, ROOTVA, UI, U2, TEMP, RAN
I,K,L,M
INTEGER J
K=0
TWOPI=8*ATAN(1.0)
M=100
ROOTVA = SQRT(VAR)
IF fMOINN,2) .NE. 0) M=N+X
CALL RANDOMfM,ISEED,W)
L=60
DO 10 I=I,L
UlfW(2*I-I)
U2=W(S*D
IF (U1 .IF_,. 0.0) UI=0.G
TEMP=SQRT(-2.0*ALOG{U1))
W(2*I-I)=TEMP*COS(TWOPI*U2)*ROOTVA
W(2*I)=-TEMP*SIN(TWOPI*U2)*ROOTVA
i0 CONTINUE
DO 30 I=1,100
W(I)=-WfD+MEAN
IF ((W(I) .LT. 256) .AND. (W(D .GE.0)) THEN
J=INT(W(D)
K=K+I
WRITE (7,45} J
IF (K .EQ. N) GO TO 4O
ENDIF
30 CONTINUE
IF (K.LT.N) GOTO 5
CLOSe=7)
45 FORMAT(12)
40 PRINT*, 'NUMBER OF SAMPLES GENERATED',K
RETLrRN
END
C ********'******** RANDOM SUBROUTINE ***********_*******
SUBROUTINE RANDOM(M, ISEED,W)
REAL W(1), RAN
DO 20 I=I,M
W(I)=-RAN(ISEED)
20 CONTINUE
RETURN
END
C *******'*****'***** RAN FUNCTION ************...m_**
FUNCTION RAN(ISEED)
INTEGER A,C
A=25173
C=13849
M---_6
ISEED=MOD(A* ISEED+C,M)
RAN=FLOATU.SEEDVFLOAT(M)
RETURN
END
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7.B.3 Program POISSON.FOR
PROGRAM POISSON.FOR
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
THIS PROGRAM GENERATES AN N SAMPLE NORMALLY DISTRIBUTED
NOISE SEQUENCE AND AN N SAMPLE SEQUENCE OF POISSON
SPACED NUMBERS
INPUT PARAMETERS
N NUMBER OF REAL NOISE SAMPLES DESIRED
ISEED SEED NUMBER FOR RANDOM NUMBER GENERATOR
LAMBDA AVERAGE POISSON SPACING
OUTPUT PARAMETERS
%V
P
REAL ARRAY OF DD4ENSION Nxl OF NOISE SAMPLES
REAL ARRAY OF POISSON SPACED NLrMBERS
REAL LAMBDA, P, RANDOM, W
INTEGER N, I,A, C, M, K, ISEED
INTEGER J
PRINT*, 'ENTER THE NUMBER OF SAMPLES TO GENERATE'
READ*, N
PRIN_ _ P'
PRINT', 'ENTER THE AVERAGE POISSON SPACING'
READ*, LAMBDA
PRIN'I_, 'ENTER THE SEED NUMBER OF RANDOM GENERATION'
READ*, ISEED
LAMBDA = 1.0/LAMBDA
A=25173
C=13849
M---6_36
K=0
OPEN (UNIT=7,FILE='D:POISSON.DAT)
I0 ISEED=MOD(A* ISEED+C ,M)
W=FLOAT(ISEED )/FLOAT(M)
P=(-1.0*_I.0-W)_,_LMBDA
IF (P .GE. 0.0)THEN
J = IN'ITP}
K=K+I
WRITE (7,20)J
ENDIF
IF (K.LT.N) GOTO I0
PRINT', 'NUMBER OF SAMPLES GENERATED',K
20 FORMATfI4)
STOP
END
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7.B.4 _ COUNT1.FOR
PROGRAM COUNTI.FOR
C THIS PROGRAM CREATES THE COUNT_DAT WHICH CONTAINS
THEN NUMBER OF SAMPLES TO READ FROM BURST AND POISSON
TO FILL THE oIyrPl.rr ARRAY OF APPROXIMATE SIZE GIVEN
2O
5O
4O
C
C
C
C
C
C
C
C
C
ARRAY=255*32=8160
OUTPUT FILE IS COUNT.DAT
THE PROGRAM WILL OUTPUT J, THE NUMBER
OF ELEMENTS IN COUNT.DAT
INTEGER ARRAY, Y, COUN_20000)
INTEGER B,P
PRINT*, 'ENTER THE NUMBER OF SAMPLES TO COUN'F
READ*, N
PRINT*, 'ENTER THE ARRAY SIZE (OL'I_PU_ MULTIPLE OF 255 (8160)'
READ*, ARRAY
OPEN (UN1T=5,FILE='D:\ BURST.DA_')
OPEN (UNIT=7,FILE='D:\ POISSON.DA_')
Y=O
K-.-0
J--0
L=0
DO 20 I=1,/4
READ (5,*) B
READ (7,*) P
Y=Y+B+P
K_K+I
IF (Y .GE. ARRAY) THEN
J--J+l
COUNT(J)=K
Y---0
K-.-0
ENDIF
CONTINUE
IF (K.NE. 0) THEN
J=J÷l
COUN_.D=K
]_DIF
CLOSE (UNI_-5)
CLOSE (UNIT=-7)
OPEN (UNIT=5,FILE='C:\PROG\MINE \COUNT.DA'F)
DO 60 I=Ij
WRITE (5,4O) COUN'IXD
CONTINUE
FORMAT CIS)
PRINT*, 'NUMBER OF ELEMENTS IN COUNT.DA'I',J
STOP
END
7.B.5 Prol_am COUNT2.FOR
PROGRAM COUNT2.FOR
THIS PROG READS FILE COUNT.DAT AND CREATES
THE FILES LOOP1.DAT AND LOOP2.DAT
C
C
C
C ARRAY=3400
INTEGER B(20000),Y,Z,LOOP1 (1000),LOOI_1000)JdtRAY
PRINT*, 'ENTER THE NUMBER OF ET.EMEN_ IN COUNT.DAT
READ*, N
PRINT', 'ENTER THE ARRAY SIZE (BURST & POISSON)'
READ*, ARRAY
OPEN (UNIT--5,FILE='C:\PROG\ MINE\ COUNT.DAT9
DO 10 I"I,N
READ (5,*) B(I)
i0 CONTINUE
CLOSE (UNIT=5)
Y=0
K--0
Z--0
J:0
DO 20 I=I_N
Y=Y+B(I)
Z--Z+IMD
K=K+I
IF (Y .GE.ARRAY) THEN
J--J+l
LOOPI(J)=K
LOOP2(J)=Y
Y--0
K--0
KNDIF
20 CONTINUE
IF (K _NE. 0)THEN
J=J+l
LOOPI(J)=K
LOOPS(J',=Y
ENDIF
OPEN (UNIT--7,FILE--'C:\PROG\MINE\LOOFI.DAT)
DO 80 l=Ij
WRITE (7,100)LOOPI(I)
30 CONTINUE
CLOSE (UNIT=-7)
OPEN (UNPP=7,FILE='C:\PROG\MINE\LOOP2.DA'F)
DO 40 l=lj
WRITE (7,100)LOOP2(D
4O CONTINUE
PRINT*, qWUMBER OF ELEMENTS IN LOOP1 AND LOOP2',J
100 FORMAT (16)
STOP
END
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7.B.6
C
C
C
ProgrmmCPROG.FOR
THIS PROG CALCUI_TES THE NUMBER OF UNCORRECTABLE
CODE WORDS IN THE DATA GENERATED
INTEGER POISSO{3500LBURST(3500),COUNT(6500)
INTEGER LOOP1(100),LOOP2(100).OUTPUT(8200),TEM_256)
IN'rlsC_J_t R,S,T,W,X,M,N,Y,Z I,K,STOP,START
PRIN'_, 'ENTER THE NUMBER OF ELEMENTS IN COUNT.DAT
READ*, NCOUNT
PRINT', 'ENTER THE NUMBER OF ELEMENTS IN LOOPI.DAT
READ*, NLOOP
OPEN Ct/NIT=5,FILE='C:\PROG\ COUNT.DAT)
DO I0 I=I_NC01TNT
(5,*) COU17I_I)
i0 CONTINUE
CLOSE (UNIT=5)
OPEN CLTNI_=5.FILE='C:_,PROG\ LO OPI.DA_)
DO 20 I=I,NLOOP
READ (5,*)LOOPI(1)
20 CONTINUE
CLOSE OJNIT=5)
OPEN (LRNIT=5,FH.,E='C: \ PROG\ LO OP2.DA'I')
DO 30 I=I,NLOOP
READ (5,*) LOOP2(I)
30 CONTINUE
CLOSE fUNIT=5)
R..-0
T---0
S=0
K=I
NN=31
OPEN CLINIT=5,FILE='D:\BI/RST.DAT)
OPEN (UNIT=-7,FILE=_D:\POISSON/)A'F)
OPEN {UNIT=6,FILE =_ERROR.DA'I_
DO 40 Zffil,NLOOP
C PRINT*, Z
W=I
DO 50 N=IJ_OOP2(Z)
READ (5,*)BURS_
50 CONTINUE
DO 60 N=I J_OOP2(Z)
(7,*) POISSOCN)
6O CONTINUE
DO 70 N=IJ_0OPI(Z)
Y=I
DO 80 X=I,COUN_K)
I=1
90 IF (I.LE.BURST(W)) TI-I_N
OUTPUTOO=255
C PRINT*, Y,OUTP_
57
58
110
C
C
8O
130
135
140
150
170
160
C
70
40
Y=Y+I
IF CY .GT.8160)I=BURSTfV_
I=l+l
GO TO 90
ENDIF
I=l
IF fI.LE.POISSO(W_) THEN
OUTPUT(_=0
PP,.II'CP, Y,OUTPU'IX'_
Y=Y+I
IF (Y .GT. 8160) I=POISSOfW_
I=I+l
GO TO 110
ENDIF
PRINT*, BURSTtW),POISSO(W')
W=W+I
CONTINUE
IF (N .EQ. 1 .._'qD. Z .EQ. 1) GO TO 135
S=0
R=R+I
TEMP(254)=OUTPUT(I )
TEMP(255)=OUTPUT(2)
DO 130 X=1,255
IF (TEMP(X) .EQ. 255) S=S+I
CONTINUE
IF (S .GE. 17) T=T+I
DO 140 X=1,253
TEMIKX)=OUTPUT(7907+X)
CONTINUE
DO 150 X=1,7905
OUTPtT1VA]=otTrP[TI_+2 )
CONTINUE
IF (Z .EQ. NLOOP .AND. N .EQ. LOOPI(Z)) NN=28
DO 160 I=I,NN
R=R+I
S..-0
START=-((I-1)*255)+1
STOP=I*255
DO 170 M--START, STOP
IF (OIPI"PIPIk'M) EQ. 255) S=S+I
CONTINUE
IF (S .GE. 17) T=T+I
CONTINUE
K=K+I
PRINT*, N
CONTINUE
WRITE (6,*) Z,R,T
CONTINUE
STOP
END
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7.B.7 Program OUT22.C
; port on I/O card
; dataport = 0X0378 = 888;
; status_port = 0X0379 = 889,
; control_port = 0X037A = 890;
; port_control = 0x037B = 891;
; port on video card ;
; dam_port = 0x03BC = 956:
; statusport = 0x03BD = 957;
; control_port = _'03BE = 958;
; port_control = (Yx03BF = 959,
; StaticName Aliases
TITLE c:\prog\diskl3.c
NAME diskl3
.286p
.287
TEXT SEGMENT WORD PUBLIC 'CODE'
_TEXT ENDS
_DATA SEGMENT WORD PUBLIC "DATA'
_DATA ENDS
CONST SEGMENT WORD PUBLIC 'CONSI"
CONST ENDS
_BSS SEGMENT WORD PUBLIC "BSS'
_BSS ENDS
DGROUP GROUP CONST, _BSS, DATA
ASSUME CS: TEXT, DS: DGROUP, SS: DGROUP
EXTRN _scrtused-.ABS
EXTRN _fclcse-.NEAR
EXTRN _ezir.NEAR
EXTRN _fopemNEAR
EXTRN . ehkstk-NEAR
EXTRN _fsca_.NEAR
EXTRN _gets'2qEAR
EXTRN _pxintfiNEAR
_DATA SEGMENT
$SG223 DB 'r', 00H
$SG2:?A, DB 'counLdat', 00H
$SG_8 DB '_ ', 00H
$SG229 DB 'r', (}OH
$SG230 DB 'leopl.daf, 00H
$SG2S4 DB '9k1 ', 00H
$SG2,_ DB 'r', 00H
$SG236 _" DB _eop2.dat', (}OH
$SG240 DB '_t ', 00H
$SG241 DB 'r', 00H
$SG242 DB 'd:burst.dat', 0OH
$SG243 DB 'r', 00H
$SG244 DB 'd_oisson.dat',
$SG248 DB '%u', 00H
$SG252 DB '%u', 00H
$SG2B6 DB '%u ', 00H
_DATA ENDS
_TEXT SEGMENT
ASSUME CS: TEXT
;Line I0
PUBLIC _main
_main PROC NEAR
OOH
XG_" 8X,_
; DISABLE INTERLrPTS, CLOCK
di
;CLEAR DATA PORT AND ERROR PORT
mov dx,888
mov ax,0
out dx, al
mov dx,956
out dx, al
mov dx,890
mov ax,16
out dx,al
;dear data port
;clearerrorport
;clearcontrolport,sysrstnhigh
;CLEAR ENCODER BY CLOCKING 32 TIMES WITH INC LOW, LEAVE INC LOW
;AND CLOCK HIGH **REMEMBER PORT 890 HAS IN_:R'r_u LOGIC**
mov cx,32
mov dx_90
clk0:
mov ax,15
out dx,al
mov ax,13
out dx_
loop elk0
;CLOCK LOW & INC LOW 1111
;CLOCK HIGH & INC LOW 1101
;RESET DECODER BY CLOCKING 8 TIMES WITH SysRstN LOW, THEN 7
;TIMES WITH SysRstN HIGH
mov ax,9
out d_al
;BRING SysrstN LOW 1101
mov cx,9
clkl:
mov ax31
out dx, al
mov ax,9
out dx, al
loop
;CLOCK 8 TIMES
;CLOCK LOW 1111
;CLOCK HIGH 1101
6O
mov ax,13
out dx, al ;BRING SysrstN HIGH I001
mov cx,9
clk2:
mov axJ.5
out dx, al
mov axA3
out dx.ai
loop elk2
;CLOCK 7 TIMES
;CLOCK LOW 1011
;CLOCK HIGH 1001
;CLEAR DATA PORT AND ERROR PORT
mov dx,888
mov ax,0
out dx, al
mov dx,956
mov ax.0
out dr.at
mov dx,890
mov ax,5
out dr.at
;deardataport
;clearerrorpore
;inchigh& clockhigh 0001
;ARRAY AND VARIABLE INTERNAL SETUP
push bp
mov bp,sp
mov ax_256fi8
call _chkstk
push si
; poison = -25418
; loopl= -18418
; Iooi)2= -25618
; w = -8204
; • = -11708
; m = -25620
; n = -25634
; y = -18214
; z = -18216
; i = -18212
; k = -18218
; stop = -8202
; start = -25632
; count = -18210
; zurst = -11706
_, output = -8200
; PAUSE = -25630
; infilel =-8206
; infile2 = -11710
; IAne 19
J
61
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push
push
call
add
mov
• ; Line 20
mov
$L20001:
,IA_ 21
;Line22
mov
lea
push
push
push
call
add
: Line 23
in(:
cmp
jbe
; Line 24
push
call
add
; Line 25
push
push
call
add
mov
; Line 26
mov
$L20002:
; Lina 27
; Line 28
mov
shl
lea
push
push
push
call
add
; Line 29
inc
cmp
jbe
; Line 30
push.
call
OFFSET DGROUP:.$SG223
OFFSET DGROUP:.$SG224
_fopen
sp,4
WORD PTR [bp-8206],ax
WORD PTR [bp-25634],1
si,WORD PTR [bp-256341
ax,[bp-Z 8210][si]
ax
OFFSET DGROUP:$SG228
WORD PTR [bp-8206] :infi.lel
fscanf
sp,6
;n
WORD PTR [bp-25634] ;n
WORD PTR [bp-25634],6277 ;n
$L20001
WORD PTR [bp-8206] ;infilel
Jdose
sp,2
OFFSET DGROUP:.$SG229
OFFSET DGROUP:.$SG230
_fopen
sp,4
WORD PTR [bp-8206],ax
WORD PTR [bp-25634],1
;infilel
;n
si,WORD PTR [bp-256341
si,.t
ax,[bp-184181[si]
ax
OFFSET DGROUP:.$SG234
WORD PTR [bp-8206] ;imT:de.l.
_f:scanf
sp,6
WORD PTR [bp-25634!
WORD PTR Cop-25634],59
$L20002
WORD PTR [bp-8206] ;infilel
._fdose
;n
;n
_;n
63
add
; Line 31
push
push
call
add
mov
; Line 32
mov
$L20003:
; Line 33
; Line 34
mov
shl
]ea
push
push
push
call
add
; Line 35
inc
cmp
jbe
; Line 36
push
call
add
; Line 38
lea
push
call
add
; Line 39
mov
; Line 40
ptmh
push
call
add
mov
; Li_ 41
push
push
call
add
mov
; Line 42
mov
jmp
$L200_:
sp,2
OFFSET DGROU1_.$SG235
OFFSET DGROUP:.$SG236
jopen
spa
WORD PTR [bp-8206],ax ;infilel
WORD PTR [bp-25634],1 ;n
si,WORD PTR [bp-25634] ;n
si,1
ax,[bp-25618][si]
ax
OFFSET DGROUP:$SG240
WORD PTR [bp-8206] ;ir__llel
_fscanf
sp,6
WORD PTR [bp-25634] ;n
WORD PTR [bp-25634],59 ;n
$L20003
WORD PTR [bp-8206] ;infilel
_fclcse
sp,2
ax,WORD PTR [bp-25630] ;PAUSE
ax
..gets
sp,2
WORD PTR [bp-18218],1 ;k
OFFSET DGROUP:.$SG241
OFFSET DGROUP:.$SG242
_fopen
sp,4
WORD PTR [bp-8206],ax ;infilel
OFFSET DGROUI_.$SG243
OFFSET DGROUI_.$SG244
_fopen
sp,4
WORD PTR [bp-11710],ax ;_e2
WORD PTR [bp-18216],1 ;z
$F245
; L;ne 47
; I_e48
mov
lea
push
push
p_h
add
; Line 49
inc
$L20005:
mov
shl
mov
crop
jae
; Line 50
rnov
imp
$L20006:
; Line 51
; Line 52
mov
shl
lea
push
push
push
add
; Line 53
inc
$[,20007:
mov
shl
mov
cmp
jse
; Line 54
mov
mov
shl
cmp
j-,e
jmp
$JCC379:
mov
shl
mov
mov
si,WORD PTR {'bp-25634]
ax,[bp-11706][si]
ax
OFFSET DGROUP:$SG252
WORD PTR [bp-8206] ,-infilel
_fscanf
sp,6
WORD PTR [bp-25634]
si,WORD PTR [bp-18216]
si,l
ax,WORD PTR [bp-25634]
[bp-25618][si],ax
$L20004
WORD PTR [bp-256_],I
SHORT $L20007
si,WORD PTR [bp-25634]
si,1
ax,[bp-25418][si]
ax
OFFSET DGROUP:.$SG256
WORD PTR [bp-l1710]
_fmmf
sp,6
WORD PTR [bp-25634]
si,WORD PTR [bp-18216]
sit
sx,WORD PTR [bp-25634]
[bp-256181[si],ax
$L20006
WORD PTR [bp-25634],1
si,WORD PTR [bp-18216]
si,1
WORD PTR [bp-18418][si],l
$JCC379
$FC246
si,WORD PTR [bp-18216]
si,1
a_,[bp-184181[sfl
WORD _ [bp-25654],a¢
;n
;n
;z
;n
;n
;n
;infile2
,n
;z
;n
;n
;z
;Z
64
66
mov
shl
lea
mov
mov
mov
$L9.0016:
; L b_e 6§
; Line 56
_nOV
: Line 67
molt
mov
mov
sub
cmp
jae
j-,p
$JCC449:
m_
mov
mev
mlw
add
$I._.0010:
; Line 58
, Line 59
mov
; Line 60
mov
mov
sub
cmp
jb
mlM'
$L20008:
; IMxm61
; Line 62
m_
m@v
; Line 63
inc
; LiIm 64
cmp
; I_e_
; I_e 66
mov
si,WORD PTR [bp-8204]
si,t
ax,[bp-254181[sil
WORD PTR [bp-25656],ax
ax,WORD PTR [bp-25654]
WORD PTR [bp-26658],ax
WORD PTR [bp-25634],ax
,w
;I1
WORD PTR [hp-18214],i
WORD PTR [bp-tl708],l
si,WORD PTR [bp-18218]
al,[bp.t82101[si]
ah,ah
ax_t
$JCC449
$FB262
WORD PTR [bp-256441,ax
ax,WORD PTR [bp-26656]
WORD PTR [bp.25646],ax
ax,WORD PTR [bp-26644l
WORD PTR [bp-256481,ax
WORD PTR [bp-11708],ax
,Y
;x
;k
;x
WORD PTR [bp-18212],I
si,WORD PTR [bp-8204]
al,[bp-ll706][si]
ah,ah
ax,1
SFBS65
WORD PTR [bp-S5636],ax
WORD PTR [bp.25638],ax
;i
;w
si,WORD PTR [bp-lS214] ;y
BYTE PTR [bp-8200][si],2_5
WORD FIR [bp-18214] ;y
WORD PTR [bp-18214],8160 ;y
$I266
ax,WORD PTR [bp-26638]
66
mov
; Li.ue 67
; Line 68
$I266:
inc
; Line 69
mov
cmp
jae
$FB265:
; Line 70
mov
; Line 71
,'nov
cmp
jb
inov
illov
inov
$L20009:
; Line 72
; Line 73
mov
mov
; Line '74
inc
; Line 75
cmp
jbe
; Line 76
; Line 77
HIOV
mov
; Line 78
; Line 79
$L27_.
; Line 80
mov
¢mp
jae
$FB269:
; IAne 81
add
add
inc
; Line 82
dec
je
imp
$JCC_6:
WORD FIR [bp-18212],ax ;i
WORD PTR [bp-18212] ;i
am,WORD PTR [bp-18212]
WORD PTR [bp.25636],ax
$1,20008
WORD PTR [bp.18212],1
bx,WORD PTR [bp-256461
WORD PTR [bx],l
$FB269
ax,WORD PTR Fox]
WORD PTR [bp-256401,ax
WORD PTR [bp-25642],ax
;i
;i
si,WORD PTR [bp-18214] ;y
BYTE PTR [bp-8200][si],0
WORD PTR [bp-18214] ;y
WORD PTR [bp.18214],8160 ;y
$1270
ax,WORD PTR [bp-25642]
WORD PTR tbp-18212],ax
WORD PTR [bp-18212]
ax,WOKD PTR [bp-18212]
WORD PTR [bp-25640],ax
$L20009
WORD PTR [bp-25646],2
WORD PTR [bp-25656],2
WORD PTR [bp-8204] :w
WORD PTR [bp-25648]
$JCC636
$1,20010
;i
;i
;i
$FB262:
; Line83
mov
mov
mov
$L20015:
;Li_ 84
;Li_ 85
mov
sub
mov
; Liae 86
mov
sub
mov
; Line 87
mov
mov
jmp
aop
$L20011:
; Liae 88
; Liae 89
mov
mov
sub
mov
out
mov
mov
out
mov
ou¢
; Liae 90
iac
$L20012:
mov
cmp
jbe
; Liae 91
mov
sub
mov
; Liae 92
mov
mov
; Line 93
mov
mov
WORD PTR [bp-18212],33
WORD PTR _p-256501,255
WORD PTR [bp-256521,255
ax,WORD PTR [bp-25650]
ax,254
WORD PTR [bp-25632],ax
ax,WORD PTR [bp-25650]
ax,32
WORD PTR [bp-8202],ax
ax,WORD PTR [bp-25632]
WORD _ [bp-2562Ol,ax
SHORT $L20012
si,WORD PTR [bp-25620]
al,[bp-8200][si]
ah,ah
dx,956
dx, al
dz,890
ax,7
dx,al
ax,5
dx, al
WORD _ ['bp-25620]
ax,WORD PTR [bp-8202]
WORD PTR [bp25620],ax
$120011
ax,WORD PTR [bp-25652]
ax,31
WORD PTR [bp-25632],ax
az,WORD PTR [bp-25652]
WORD PTR [bp-8202],az
ax,WORD PTR [bp-25632]
WORD PTR [bp-25620],ax
;start
;stop
;stax¢
;m
;m
;m
;stop
;m
;start
;stop
;start
;m
67
jmp
hop
$L20013:
; Line 94
; Line 95
mov
mov
sub
mov
out
mov
mov
out
mov
out
: Line 96
in¢
$L20014:
mov
crop
jbe
; Line 97
add
add
cmp
ja
jmp
$JCC796:
; Line 98
inc
; Line 99
dec
je
imp
$JCC80_.
$FC246:
inc
$F245:
cmp
ja
: Line 43
; Line 44
push
push
call
add
• Line 45
w
mov
; Line 46
SHORT $L20014
si,WORD PTR _p-25620]
al,[bp-8200][si]
ah,ah
dx,956
dx, al
dx,890
ax_t5
dx,al
ax_t3
dx,_
WORD PTR [bp-25620]
ax,WORD PTR [bp-8202]
WORD PTR [bp-25620],ax
$L20013
WORD PTR [bp-25650],255
WORD PTR [bp-25652],255
WORD PTR [bp-25652],8160
$JCC796
$L20015
WORD PTR [bp-18218]
WORD PTR [bp-25658]
$JCC809
$L20016
WORD PTR [bp-18216]
WORD PTR [bp-18216],59
$FB247
WORD PTR [bp-18216]
OFFSET DGROUP:.$SG248
_prinff
sp,4
WORD PTR rbp-8204],l
;m
;m
;stop
;m
;k
;z
;z
;z
;w
68
mo¥
jmp
nop
$FB247:
; Line 101
push
call
add
; Line 102
push
call
add
; Line 103
push
call
add
: Line 104
pop
leave
ret
nop
_m_ E_P
_TEXT E_S
E_
WORD PTR [bp-25634],1
$L20005
WORD PTR Fop-8206] ;infilel
_f'close
sp,2
WORD PTR [bp-l1710]
_fdose
sp,2
_exit
sp,2
si
_n
;infile2
/
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1.0 ANALYTICAL EX_PRESSION FOR THE NEAR FIELD
The near field for a dipole in free space with no surrounding structure is expressed as (1):
E,,(r-') = 4"4"_,j_M_o) (z-h\.Rqh e_j_Rlh + : + h e_j__'___zf (coskhj e_j_, )R__
(1)
and
E_(r-') = -N_ul_°) ( e-jkR'* e-jkRa 2 )+ (coskh) e -j_ (2)4_k Rib R2h r
-
t or arbitrary antenna Length t (tip-to--tip) = 2h and k is the complex propagation constant. 13+ ja.
tD
The term ;_ = -- is the phase constant and the term a is tiae the attenuation constant. The terms
C
Rlh. R2h and r are derived from the geometry, relationship between the antenna and the observation
point at which the field is calculated. Figure t illustrates the coordinate system and the antenna.
Cylindrical coordinates are used. The term 0 (rho) is the radial distance, in the x-y plane, from the
z axis. The term r is the radial distance from the origin to a point, p = (0. _, z) = p(¢. z) = p(x,y,z).
Due to antenna pattern symmetry. 0 is not important.
The electromagnetic field calculation code. NEC. will be used to evaluate the possible E and H
field intensities using a crude model of the Space Shuttle Cargo Bay. To provide a check of the NEC
code results, an analytical calculation of the E field intensities at one or two points is feasible for the
dipole in free space. The analytical calculation of the E and H fields for a dipole with the surrounding
cargo bay support structure is not feasible. However. the estimation of the maximum E field possible
using a simple "comer reflector" is feasible and will be presented. This will serve to guide
interpretation of the NEC code.
As a checkpoint for the NEC code. the E o and E_ field components will be calculated for a free
space half wave dipole using the analytical expressions, presented as Eq. 1 and Eq. 2. for two cases:
Case [ Antenna length t' -- 2h -- ,1./3
Case H Antenna length t = 2h = )./2.
For each case. the fields will be calculated at an arbitrary point x. y. z of (.6466. 0. -.6466)
corresponding to the coordinate system illustrated in Figure 1.
Unfortunate .ly. the text by King and Harrison uses cylindrical coordinates and the NEC code uses
rectangular coordinates. Fortunately. the conversion between the two is easily accomplished.
Yz=+h
• p = (o,z)
--- X
0
R_ _ _/(h-,)_ + Q_
_/(h+ z)z + 02
FIGURE 1 - GEOMETRY
2
1.1 Case I Antenna Length. l' = _ = _./3
For this case_ it is assumed that the antenna is in free space and hence a = 0. The calculations
can be accomplished for the dissipauve medium of the F layer by specifying the attenuation constant
[or the F layer.
The following parameters are assumed:
Antenna length tip-to-tip, e = 50 meters = 2h
Frequency. f = 2 _ Wavelength. _. = c = 150 metersf
la = .uo = 4zt" 10-7. c = 3" 10a" k = fl co 4.188 i0-a
C
using mks units.
For the point of interest, we have the following values for the parameters indicated:
v 2o = v X- +, = 6466
r = VO: + _ = v.6466 z + (-.6466) 2 = .91443
R,h -- _/[7..5- (-.6466)12 + .64662 ---- _.655
R2h = s/[7-.5 + (-.6466)12 + .64662 =* 24.362
to 2n
fl = c _. = 4.189" 10-2 .04189
Ot----O.
The one remaining parameter is Iz(o). the antenna driving pomt current. The NEC code is run
with 1 volt applied to the antenna driving point. The resulting current is then calculated by the code
after calculating the driving point impedance for the specified frequency.
For the analyti'eal calculation, the driving point current is expressed in King and Harrison but is
very. messyto calculate. Thus. the antenna driving point impedance will be estimated using the ARRL
Antenna Book curves for a dipole (2) [see Figures 50 and 51 of the next page].
For the parameters assumed we have as the electrical height in degrees, h = 25 meters = _ =
60 degrees. The resulting estimate for the driving point impedance of a dipole of length t = 4/3
is
Z,n = 24-j400 = 400.7t-86.6"
£
J
The NEC code has calculated the driving point impedance for the M3 dipole as (3):
I": :.G "*. eO .=O _CO 110 '20 _!3 ?*O
;NrI[NIMA I_IEiGNIT IN 01[_I_I[I[S
,.__t,, QUALIIY
70 llO 90 100 _, 0
ANTENNA NI[*GHT _N 01[Glll[l[|
temumUsroutcanN uu_li to resommc_
by meatuso_a_ of the proper
value. Thisis mmm m _$. 47A. As me
I_ ina'_m m'o_ from i/4
to I/2 wivemtl_. I_ cmrtenttoop moves
up me antenna,a_wa_ _ a¢• po_t
114wiveemlta fromtill top. When time
heilht is 1/2 wiq_mql_ tlte currem
dismbutlon tlu _ at II in _|. 47.
Thereu a voluu_moo q_mnm_ no_ a_
th__.L annl_mw ma I_mmm_ tou_
anumnaum=u_ a mmn_bmnm a_mt.
resoamnt at me nm frequency u rise
nnumns, u stm n ti_ fl8_
Upto • llul_ mm_than 1/2 w_vetenlN_.
/
Fig. _0 -- _m_ i _. ,ttk k_ nmqnm Imow
Z_ec = 26.2 - j427.7 -- 428.51 - 86.5"
J
The two impedances are in fairly good agreement (within approximately 5%). and the NEC code
impedance should be the more correct as reading the curves from Reference 2 [Figures 49 and 51
of the previous page] leaves one room for error (the curves are not detailed in fine incremcats).
To maintain an independence from NEC code values in the anai.vtical expressions, the estimated
value for Z will be used.
The calculated I.(o) and the NEC code I_(o) values are:
T
1 -- 2.5" 10-3i 86.6 * = 1.48" 10-4 + 12.495" t0-3t (o) =
d$1 I
7 :_
J
and
I, (o) = 2.33" 10-3 86_..49" = t.43" 104 + i2.33" 10 -3
.VEC_
Again the results are in good agreement (approximately 6.8%).
Proceeding to the equation for Et_ _ , Eq. 1. we have:
Eo(F')__- 12x2"lff'4.,.t4.188.lO-a(.6 66)4a"10-' 2.5"10" 186.6" L[725.65525"6466e.tt o,, , + _24"35 e.lt.o, + 1414e"lm't*'i. ecos(1.097)]
or
E t,(_ = jL16-10 -I [86.6" [-.476 + j.879 + .5231- j.8517 + .7065-/'.02707 I
3
The Et,(r") vector in cylindrical components is equivalent to the following composite sum of
rectangular coordinates:
E_ = E, cos _ + E;sin,
where ,1, = tan -1 y/x.
For our assumed, x. y, z coordinates then we have ¢ = tan -t (o) = 0 and
= E,.
Thus. we may compare the calculated E_ value at the coordinates (.6466. 0. -.6466) directly
with the Ex value at that point as calculated by the NEC code.
&
$
= -.08726 + 1.00518 = 087417_ 176.6"
E, (r-3
.VEC
al OMm
= -.117 + j.0021 = 0.117[ 179.7"
The result is within a factor of approximately 25% in magnitude. Part of the contributing factor is
the use of the actual antenna wire radius in the NEC code. whereas the analytical equauon assumes
an irrfinitesimallv small wire. The NEC code also runs an analysis using the actual optimum antenna
length versus the theoretical antenna length relative to the wavelength.
Now let's calculate the other field component EA"F). From Eq. 2 we have.
EAT) =-jcolM_o) [e -i_ e -s_'-' 2 (coskh) e-J_ 1L + R2h r
-jw4a'lO -7 2.5"10-31 86.6" r e-it'°74')3 e -il-02 2
+
24.362 .91443
= -/'(.075)[86.6" [.018563- 1.0343 + .0215-1.035- 1.093 +/.04191
=-./(.075) 86.6"
EAT) = .079 1- 181.2"
.i
E, (r-) = .098 1- 179.29"
NEC
_a
]
at I O.]MIm
[- 1.0529 - ./.02741 = -i(.075) 186.6"
= -.0788 + j.00165
= -.098 - j.0012
[1.053256 [ - 178.5" I
Again. we see an agreement towithin 19% in magnitude. [The value of a is the antenna wire diameter.]
The phase associated with the terms is related to the driving point voltage. Reversing the sign
of the driving point voltage reverses the phase of the NEC voltages.
t.2 Case II Antenna Length. e = _ = ,_/2
As a second check, the two field components will be calculated for the half-wave dipole in free
space at a specific point, x. y. z. (.6466. 0. -.6466).
For this case. we have the following parameters: f = 3 MHz. x = 100 meters, c_ --- 0:
= o_ 2x :r elz-- = __ = m h = 25 meters = •
c _. 50'
The same point for x. y. z will be used and. hence, the values for 0, r. Rth, R2h will remain the
same. However. k = _ is changed. Hence. kRm = 6..°-.810 -2 (25.655) = 1.612. "kR2h = 1.53 and kr
= 5.74.10 -2.
From the ARRL antenna curves of Figures 49 and 50. we have for this case the estimated driving
point impedance as _
Z,,, = 2(34.7 -j,20) --- -0 +)40 = ._0.6
The NEC code calculates
ZN_.c = 80 + j42.8 = 90.7 128.1"
-I
The agreement is within 11.2% and is considered acceptable. The driving current as calculated
and as seen by NEC are
and
lz = 1.24'10-2[ -29.7" = 1.078-10 -2 - j6.15-10 -3
eli
NEC
-- 1.1"10-2[-28.1" = 9.71-10 -3 - i5.19"10 -3
and agreement is within 12.7% and is acceptable. A 1-volt driving point signal was assumed.
Using Eq. 1 for Et_r-") . we have
E,o(F) =jcwl`(o) "__.9997e_Jt.61z + .9996e_Jt.53 + i.414cos{1.57)e_J5.74.10-_)
= j46.4I`(o) (+ 4.118'10 -z + i.9988 + 4.076"10 -z -j.99876 + 1.124"10- _ -)6.459"10 -5)
= .575 160.3" (8.3"10. 2 - 1'2.46"10-5) = .575 160.3" (8.3"10- 2 l- 1"7"10-2"1
E o(F) = 4.77"10 -2 _ = 2.36"10 -2 + j414"10 -z
i
and
E, (_) = 9.88.1o-2
vEC
I
_ u34m
where a -- wire diameter.
For E_ we have
= _9.28.10 -2 + j3.38.10 -2
Ie-J t.6tz e-Jt-53 2(8"10-'I ]Eft)_ :-)301,(o) 25.655 + 24.36 .91443 e-;S'74"l°'a
= 3.72"10 -t [-119.7" [-1.6"10 -3 + /t.56"10 -2 + t.67"10 -3 -j4.1"10 -2 - t.75"10 -3 +/1"10-*]
= .372_-12.0" [-1.68"10-'- 22.53"10 -z] = .372 _ (2.53"10 -z [-93.8"!
Ez(F) = 9.41"10 -3 1- 213.8"
,1
= _ 7.8-10 -3 + 25.23-10 -3
and
E, = L15"I0 "l [175.8"
NEC
i
• ...034 as
= _ 114.7.10 -3 + i8.4-10- 3
1.3 Comments on Results of Analysis Versus NEC Code
It should be noted that the differences between
E,, and E, and again for E, and E..
NEC ;" NEC
l l
• _ .0.114 a _ 054
8
maybeattributedto the .034 m wire diameter used in the NEC code versus the assumed zero diameter
wire used in the analytical equations. To demonstrate the wire diamemr effect, the NEC code was
run for various wire diameters. Table 1 compares the results, and the asymptotic behavior of the NEC
code is illustrated, as is the clear trend towards the mathematical analysis results for zero diameter
wire.
To verify the NEC model, the analysis was calculated for M3 and M2 lengths as noted previously.
The NEC code estimates are more realistic and accurate, utilize numerical solution of integral
formulations that have no closed form analytic solutions. To check the scaring of results run for I-volt
driving point sources, the M3 free space dipole case was run for 10 volts as well. Table 2 illustrates
the results. As expected, the E field scales in direct proportion to differences in Ednwng point and in
proportion to the square root of the difference in radiated power. /
This section has presented analytical results and NEC code calculations for comparison. At this
point, one should have confidence that the NEC code results are will be close to those results predicted
by analysis. The crowning feature of the NEC code is that it may be used to calculate fields for
structures for which no analytical results are possible, such as the Space Shuttle Cargo Bay.
2.0 NEC CODE RESULTS FOR DIPOL_ AND SHUTTI _ CARGO
The field strengths that could be induced in the Shuttle Cargo Bay by the WISP dipole antenna
are the items of interest. It is not feasible to derive an analyti'cal solution for this structure. However.
NEC can be used to calculate approximate field intensifies in the cargo bay. The term ap_ate
is used since it is not feasible to exactly model the Shuttle Cargo Bay in the NEC code.
An approximate model of the cargo bay may be comprised using a series of "patch plates" and
an outside closed stu-Llce of large rectangular plates as is illustrated in Figure 2a, In Figure 2a, the
WISP dipole is illustrated as a horizontal dipole lying along the x a_. The Shuttle Cargo Bay is
depicted as lying along the y axis. It should be noted that the orientatie_ of the antenna is in a different
direction than the orientation used for the calculations of Section L0. This is for convenience in
modeling the cargo bay with the NEC code,
From Figure 2a, one may observe the patch strucutre used to model the cargo bay. The coordinate
points labeled in Figure 2a are always depicted x, y, z coordinates. It may be noted that the origin
of the coordinate system is located 21" under the center of the WISP dipole as illustrated in the lower
right-hand comer of Figure 2a. Figure 213 illustrates the interior of the cargo bay model in greater
detail. For the NEC code calculation, a series of points in various x.z planes were calculated. These
points were arbitrarily chosen. The lower figure in Figure 2b depicts the ten calculation points as
located in the x,z plane for y = 0. The tail of the Shuttle is in the negaxive y direction, and the nose
of the Shuttle is in the positive y direction. The ten calculated peints in the x.z plane were also
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calculated in planes parallel to the x,z plane but for various values of y separated at i.S6 meter
increments, such as y = -6.096 m, y = --4.536 m, etc., as illustrated in Figure 2b.
The NEC code results for the Shuttle Loading case are not reliable nor accurate. That this is the
case is illustrated by the three sets of data in Table 3. Several potential reasons for the nonreliable
results might be:
1. Patch size outside window of allowable parameters relative to the wavelength,
2. Patch coordinates incorrectly specified.
3. NEC not suitable for such close-in geometry.
The NEC code problems will be investigated in the following time period of October 1991.
Hopefully, consistent results can be obtained.
3.0 CONCLUSIONS
From Table 2 one may observe that for the HALFWAVE DIPOLE in free space at a point within
.646 meters of the antenna fairly large field strengths are to be expected. For 2000 volt driving point
potential. 300 watts radiated power, a field strength of 250 volts/m could easily be expected. In the
presence of the Shuttle. the structure could create an increase of 2 or more. Thus. field strengths of
500 v/m or more could exist in the Shuttle Cargo Bay near the antenna.
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TABLE 3
NEC CODE RESULTS FOR SHUTTLE LOADING E-FIELD VALUES
CALCULATED AT THE POINTS A, B, C, 13, E OF FIGURE 2b FOR
THREE PATCH SIZES
LACK OF SYMMETR_ IEI ATB NOT EQUAL TO IE I ATD.
AND VARYING RESULTS AT THE SAME POINTS FOR
VARYING PATCH SIZE INDICATE NON VALID RESULTS.
Edriviagpomt- 10 volts, g ffi ,]./2.
PATCH SIZE
POINT 1.36 m SOUARE 0.73 m SOUARE
A 20 Vim 18.4 Vim /
B 18 Vim 13.6 V/m
C 15 Vim 8.6 Vim
D 15 V/m 5.9 V/m
E 9 V/m 6.1 V/m
O.4 m SOUARE
12.5 Vim
10.8 Vim
11.20 Vim
20.96 V/m
30.25 Vim
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